nand_interface
2016-08-23
0 0 0
暂无评分
其他
如何获取积分?
Interface for the AMD AM30LV0064D UltraNAND Flash
device. Decodes the lower address bits of the system
bus to decode commands and set or clear interface signals.
This device includes a RESET input to force WP# asserted
on power transitions. RESET is high until Vcc is valid
and goes high when supply power ramps down.
device. Decodes the lower address bits of the system
bus to decode commands and set or clear interface signals.
This device includes a RESET input to force WP# asserted
on power transitions. RESET is high until Vcc is valid
and goes high when supply power ramps down.
verilog
nandinterface
相关源码推荐
AXI主机从机功能模型
0
0
暂无评分
axi从机转fifo代码
0
0
暂无评分
基于ahb的DMA控制器
0
0
暂无评分
ldpc码的verilog实现
0
0
暂无评分
最小和译码
0
0
暂无评分
暂无评论